Abstract -This paper proposes a testable design of Delay-Insensitive nanoscale framework using different registers such as normal Sleep Convention Logic (SCL) register, modified SCL register and SCL scan cell. Combinational logic blocks in nanoscale frameworks cannot rouse until a complete DATA set is accessible at the input of their preceding register, input-completeness to DATA is also unequivocally ensured. These are characterized in terms of speed and power. Dual rail pipelined versions are developed, and those comparisons are carried out by several parameters mainly focus on power dissipation, delay, slew rate, rise time and fall time.
I. INTRODUCTION
Over the traditional synchronous circuits delay insensitive paradigms, like SCL [1] , MTNCL, and MTD³L have been the target of rehabilitated research effort for the advantages which are likely reduced power dissipation, delay, and robustness to noise [2] . The delay-insensitive method could be sorted into numerous sub-categories such as pure Delay Insensitive (DI), Quasi-Delay Insensitive (QDI) and Speed Independent circuits (SI) [2] . In QDI circuits [1] , delays can be unbounded. To achieve delay insensitive behaviour, SCL uses an expression that depends on the associations of the ciphers present in the expression without a reference to their time of valuation [3] [4] . In particular, dual-rail, quad-rail signals can be used to integrate data into one miscellaneous signal path to eradicate time reference [5] [6] .
The most popular delay insensitive encoding is dual-rail, D consists of two wires D 0 and D 1 , which may presume any value from the set {DATA0, DATA1, NULL}. [7] .
The rest of the paper organized as follows: Section II presents different types of registers, focusing on performance metrics. Section III describes various methodologies in order to design delay insensitive framework. The obtained results are presented in section IV. Section V concludes the paper.
II. LITERATURE REVIEW
In this paper, we are constructing delay insensitive frameworks using sleep convention logic register, scan cell and modified sleep convention logic registers and also demonstrating the performance metrics like power dissipation, delay, slew rate, rise time and fall time. Register block is used to harmonize contiguous computational blocks to ensure the exact data communication. It controls the DATA/NULL wave fronts [4] .
A. Sleep Convention Logic (SCL) Register:
The implementation of single bit dual rail SCL register in transistor level is shown in figure 1 . Where I 0 is input rail and O 0 is output rail [9] . A single bit SCL register is comprised two inverters with a feedback path. They can pass a DATA value from input to output when K i is requested for data (high) and pass NULL when K i is requesting for null (low). Ki is the request signal which comes from the output of the subsequent stage of completion detection circuit. Figure 2 shows the implementation of SCL scan cell. The realization is made of two D-latches, one of them is original SCL register and another one is modified SCL register [10] . In this register, Din is the main input, and Dout is the output of the scan cell. M is the test mode selection signal. When M=1, scan cell enters in test mode. When M=0, scan cell is in normal mode. The scan cell works exactly like SCL register in normal mode; but in test mode, it works as Level Sensitive Scan Design (LSSD) type scan cell [11] . Through the non overlapping clock signals (CL0 & CL1) the data can be shifted from Din to Dout. Lastly, scan cell is in normal mode when sleep signal puts the register in sleep mode. 
B. Scan Cell:

C. Modified SCL Register:
The transistor level implementation of Modified SCL is shown in figure 3 . It consists of three additional transistors to cut the feedback path [12] . In this paper, we are signifying the several parameters like power dissipation, delay, slew rate, rise time and fall time. These are valuable to recognize the preeminent methodology in delay insensitive nanoscale framework [13] .
III. PROPOSED WORK
Over the NCL circuits, SCL & MTD³L circuits have several advantages. Those are: reducing the power consumption due to the high threshold voltage transistors and reducing input completeness, results in a significant area reduction & boosts the performance of the circuits.
In our paper, we propose the nine different methodologies in order to obtain delay insensitive framework with complete auto detection feasibility. The framework is as shown in figure 
B. MTNCL Functional Block:
NCL gates consume more power & delay to implement Boolean functions. During NULL cycle, this technique is to set the functional block in sleep mode [10] . From the output signal of the previous register stage, the sleep transistors can be demoralized globally. During active mode, the NCL gate produces DATA outputs throughout RESET block. It requires more transistors than SCL per stage. The implementation of TH23W2 MTNCL is shown in fig 7 whose inputs n=2, the threshold of the gate m=3. All the threshold gates will become logic 0 when hold1 circuit put into sleep mode, so no longer hysteresis required [11] .
L methodology lucratively implements the dual spacer dual rail delay insensitive protocol, it suffers from high overhead [12] . To eradicate those, MTNCL can be pooled with D 3 L, to form MTD 3 L [13] . When S0 is asserted, the circuit sleeps to all zero state. When S1 is asserted, the circuit is going to all one spacer. If both sleep signals are to be asserted at once, then the circuit will not be operating properly [14] . Different methodologies in order to obtain delay insensitive framework with complete detection feasibility are shown in Table 3 . Similar to the MTNCL, it requires SET & HOLD0 blocks. The amendment required is the addition of sleep transistors [15] . These transistors are prescribed by a pair of sleep signals S0 and complement of S1 (ns1).
The circuit will sleep to the appropriate value if either of the inputs is asserted. Fig 8 shows As we have seen in traditional scan chain design, scan cells here form separate long shift registers in test mode [18] . Here that the test vectors can be shifted in and results are shifted out. The outputs of the register block are given as inputs to the functional block. The inputs that are given to the register block are fed to the completion detector as inputs. Lastly, the complete framework generates outputs. In which, the outputs of the completion detector and functional block are given as inputs to the scan cells. In order to crack the problem, here we are accumulating an extra scan cell to the completion detector because the output of this block is not readily accessible for surveillance. Therefore the area overhead is abandoned due to this the power is reduced in this version compared to all other versions. In the implementation of version 9, we use the combinational block as MTD 
E. The C-Element:
To synchronize the sleep signals, the resettable Celement with inverted output is required [9] . Therefore, it cannot be put to sleep during pipeline operation. This C-element is the only gate in the pipeline that does not have sleep capability. A C-element is working as: the output is asserted when all the inputs are asserted; the output is relics asserted until all inputs are reasserted.
IV. RESULTS & DISCUSSIONS
In this paper, delay insensitive nanoscale framework using different versions are designed to evaluate the delay, power dissipation, slew rate, rise time and fall time. Table 4 shows the comparison of proposed methodologies. Each version has been analyzed in terms of power, delay, slew rate, rise time, fall time and values are measured.
Power is a foremost characteristic and it is clear that power dissipation has greatly reduced in version 4 compared to other versions. 
V. CONCLUSION
From the analysis of the above various types of delayinsensitive frameworks, we can reach to a conclusion that the power dissipation is low for version 4 
